Introduction
The switching performance of snubberless cascode connected bipolar devices has been extensively investigated. The snubberless 'emitter' switch, using a fast switching low-voltage MOSFET or bipolar transistor in series with the emitter of a high-voltage bipolar transistor has been shown at turnoff to give reduced storage and current fall times [l-71. At turnoff, the emitter of the high voltage transistor is open circuit, thereby preventing reverse bias second breakdown. All the collector current is diverted to the base, and the switch undergoes fast and safe square load-line switching within the safe operating area bounded by the collector-to-base breakdown voltage. The consistency in turnoff characteristics, including temperature effects, was considered at high voltages, but at currents below 20 A [l]. Recent work by the authors significantly increased the emitter switch rating to 6 0 0 V D C and 100A switching at 20 kHz [7] . A 'snubberless' 720 V DC, 320 A, 100 kHz, bipolar transistor emitter switch is presented in this paper. Available bipolar transistors will allow these ratings to be extended to figures in excess of lo00 V D C and 500 A at 100 kHz. The 1000 V D C limit can only be practically exceeded by using GTO thyristor technology. The 'rec cathode' switch, using a GTO thyristor (GTO) in series with a low-voltage diode in the cathode and incorporating a conventional RCD turnoff snubber, has been operated at 6 1 0 V D C and 550A giving improved GTO turn off characteristics [SI, albeit at a low switching frequency. A snubberless 'cathode' switch, using a high-voltage GTO thyristor in series with a MOSFET in the cathode, was initially demonstrated at low voltage and current levels of 270VDC, 10A [9] . These limits were extended to 500 V D C and 300 A for a single pulse [lo]. A 'snubberless', 720 V D C 320 A, 16 kHZ, GTO cathode switch is presented here and in References 1 1 to 13.
The turnoff requirements for the emitter switch and the cathode switch are very similar, whereas the turnon base requirements for the emitter switch are complicated by low transistor gain. Switch robustness is achieved by the elimination of current pinching at turnoff because the cathode or emitter is open circuit, and thus second breakdown is prevented. GTO tail current associated power loss and dissipation constraints, limit the cathode switch upper operating frequency. 
I Linear inductor turn on snubber
The air-core inductor L, + L , controls the reverse recovery dildt of diode D,, at switch turnon, according to dildt = VJL. A byproduct of this function is a reduction in switch loss at turnon. The turnon inductor is shown in Fig. 2 in two parts, L, and L, , so as to provide the correct functions for a bridge-leg configuration.
Voltage clamps
At turnoff, the load current transfers to the freewheel 
Saturable reactor turnon snubber
The saturable reactor LS, used only on the emitter switch, performs a turn on snubber function, supporting voltage during the collector voltage fall until the core saturates. After the collector reaches a low voltage, the core saturates and the collector current rises rapidly. This component can be dispensed with if turnon loss is acceptably low.
Current transformer
The current transformer CT, in Fig. 2 provides the main proportional base drive for the bipolar transistor and negative cathode current for the GTO at turnoff. It is not essential for the cathode switch, but convenient.
At switch turn off LS, and C T , are reset by the voltage clamp V C , . As with L,, stored energy is transferred to the voltage clamp and dissipated in R , . It is arranged by the value of capacitance, and the relative levels of stored energy in each magnetic component, that the voltage of clamp V C , is greater than that of clamp V C , for a specified time. This allows CT, and LS, to reset [ 11). The voltage reached by V C , must be less than the breakdown voltage of the main switch T,.
The total inductance in series with the collector is 3 pH of which 2.2 pH is contributed by L, + L , and the remaining 0.8 pH is due to the current transformer CT,, saturable reactor LS, and stray inductance. The value of the centre tapped inductor L, + L, is decreased to 1 pH for the cathode switch.
The reset of CT, and LS, is protracted by an apparent increase in inductance as the current in each element reaches its magnetising current level. The time constant of the LC oscillation between the inductance of CT, plus LS, and C , is subsequently extended. Consider the current transformer model in Fig. 4. d Fig. 4 Model for current transformer CT,
The magnetising current i, increases linearly and is related to the secondary voltage v, according to
To prevent saturation it is essential to reduce i , to zero during the switch off time. The primary current i, is increased above that required for secondary current is by the magnetising current i, , i.e.
In resetting the CT the first stage is to reduce the secondary current is hence ib to zero. The primary current i, is reduced to the magnetising current level i,. When the secondary current reaches zero, the LC oscillation circuit changes from C , and L, to C , and L, + L,. The quarter period of oscillation is effectively increased from Eqn. 2 shows that at low primary current levels the magnetising current must be minimised, which is achieved by maximising the magnetising inductance L, .
But to minimise the current reset quarter-period oscillation, the magnetising inductance must be minimised.
The total off time, before switch turnon can safely be initiated, is 2.6 ps, and comprises 0.6 ps for the maximum storage time and voltage rise time and 2 p s for resetting the CT and saturable reactor. 
RC snubbers
Inductance unclamped by the voltage clamps V C , and V C , , resets in a small, low inductance RC snubber (1 R, 10 nF) across the cascode devices TI and T, .
On a 700 V DC rail, switching the GTO at 16 
The primary function of the RC snubber is to absorb the energy associated with stray inductance L,. The RCL circuit formed is critically damped to minimise the voltage overshoot as the energy stored in inductor L, is dissipated in the resistor. This damping function becomes active when the anode voltage exceeds the DC supply rail voltage at turnoff. Resistor power loss at 300A, with 7 nH of unclamped stray inductance is given by
The total resistor power loss is therefore 5 + 3.8 = 8.8 W.
At switch turnon, almost all the energy stored in the RC-snubber 10 nF capacitor, 36.2 W of 40 W, is dissipated in the GTO. If a linear voltage fall is assumed, from i = C dV/dt, a 35 A square wave current flows for the 200 ns voltage fall time. Since inductive turnon snubbers are used, switch turnon loss due to the load current is minimal.
At switchoff the 10 nF capacitor acts to divert current from the switching device. The bipolar switch loss during current fall is decreased, depending on the current fall time. At rated current 320 A, on a 720 V DC rail, bipolar switch turnoff loss is decreased. The extra 36. Fig. 5 shows a detailed circuit diagram for the bipolar transistor emitter switch that has been examined at 720 V DC, 320 A at switching frequencies in excess of 50 kHz. The npn bipolar junction transistor used to obtain these ratings was a DT500-1000, which is a 400 A, 900 V, 44 mm diameter triple diffused discrete device. 
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The ideal collector voltage and current switching cycle waveforms shown in Fig. 6 are used to illustrate various circuit features and operational details. CTlb of the current transformer CT, is connected to the base via MOSFET Tb. A base current of 40% of the collector current magnitude attempts to compensate for the diode high recovery current. The high di/dt collector 144 current causes the transistor to desaturate, reaching a maximum collector voltage at the peak of the diode recovery current. Given the very wide collector current range, 0 to 320 A, it is not possible to actively control the base current during diode recovery so as to prevent the transistor from leaving the saturated on state. The instantaneous base current &(to) is proportional to the collector current ic(to), neglecting any current transformer magnetising current, that is
The base current causes electrons to be injected from the n+ emitter into the p-base region. Electrons take a finite time zB to traverse the effective base width WB and reach the collector space charge layer, SCL. The base transit time zB is given by [ 161 Electrons associated with the base current ib(to) reach the collector at time to + z B , by which time the collector current has increased from ic(to) to ic(to + zB),
which at 200 A / p recovery current means the collector current has increased by 10 A and insufficient electrons are at the collector. The collector voltage rises, with the collector junction SCL penetrating into the base until a sufficiently high minority carrier charge is reached. Effectively the base width WB decreases between the emitter junction SCL and collector junction SCL, hence the base transit time decreases according to eqn. 6. Since the current gain U is inversely proportional to W ; , as the collector voltage increases, the transistor gain increases, thereby compensating for the increase in collector current.
The traditional approach to control of the base current and hence the collector voltage is to use a Baker clamp. At these high power levels, the developed Baker clamp used to control the transistor in a steady state proved too slow, despite having a submicrosecond response as a result of low circuit inductance.
Using a proportional base drive during high collectorcurrent di/dt cannot practically provide optimal base current conditions. Using a higher proportion of the collector current would unnecessarily prolong saturation delay when operating in the transistor's high gain midcurrent region. The current transformer ratio is selected so that at maximum collector current, the forward bias safe operating area (FBSOA) V,, limit is not exceeded.
The FBSOA is bounded up to 50 V by a maximum collector current of 500 A. The associated on-state loss increase must be acceptable. At a collector current of 365 A, which includes a diode recovery current of 45 A, a collector voltage rise to 40 V was deemed acceptable.
should be minimised to reduce semiconductor power loss in the low-voltage discharge loop, and to minimise the current decay time. A portion of the energy stored in CT, and LS, is transferred to the load when the load voltage is increased as the voltage clamp V C , charges.
The current-transformer circuit in Fig. 7b is used to detect the freewheel diode peak recovery current instant. The circuit is electrically isolated and detects a change in sign of dildt. Since the secondary voltage is very low and core saturation can occur after 1.8 ps, a very small ferrite transformer core can be used. Following a fixed delay, the circuit is used to reactivate the linear detection circuit in Fig. 7a , and after diode recovery, when the collector voltage has fallen to 8 V, switch Tb is turned off and Tbl is turned on. That is, the 40% IC boost base current is turned off and 20% I , base current is used. The collector voltage is sensed via a low current highspeed high-voltage diode D,, which controls the shunt complementary transistor pair T2 and 7". The base diodes D, and D, set the collector on state voltage level to 3 V, according to
The shunt circuit is prebiased to an off state by R, and DZ, to give good stability and a high bandwidth.
An antisaturation circuit renders the turnoff period less sensitive to variation in collector current, conduction period, temperature and transistor production tolerances. The conventional antisaturation circuit, the Baker clamp, can shunt significant base current into the collector because of the wide variation in gain with collector current and temperature. In nonDarlington configurations, the collector diode D,, of the Baker clamp is a high-current high-voltage high-speed device. At transistor turnoff, the reverse recovery current from the diode D,, is injected as noise into the base circuit. In Fig. 8 
Base -drive modifications
To provide optimal base current for the bipolar transistor, a three stage adaptive drive circuit is used. The minimum switch on time is set to 0.5 p s at full current rating to limit any instability. The switched maximum on time is set by the saturation time of the current transformer CT,, designed to be greater than 62 ps, which is suitable for 16 kHz and ultrasonic switching.
Base-drive circuit complexity can be significantly simplified with little degradation in performance for many applications, particularly if the switching frequency is less than 20 kHz.
The current transformer CT,, 40% boost winding and associated circuitry may be omitted, by increasing the magnitude and duration of the start pulse to cover the maximum expected time to the peak of freewheel diode reverse recovery. The 20% I , base current is provided simultaneously with the uncontrolled start pulse.
The shunt regulator and associated antisaturation circuitry may be dispensed with since turnoff occurs with unity reverse gain. Saturation delay will increase, particularly at low collector currents, and turnoff loss is increased due to the increase in voltage rise time.
If losses are not a limitation, the collector circuit saturable reactor LS, is dispensable.
By simplifying the base drive circuitry a significant reduction to the control logic circuitry results.
Turnoff
The load current I, is diverted from the emitter switch to the freewheel diode Df, by simultaneous The collector linear detection circuit, Fig. 7a , is disabled. A number of turnoff stages occur as shown in Fig. 6 .
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Stage I , saturation delay:
The transistor emitter current is diverted to the base and through the shunt T, at over lo00 Alps. To attain this high current diversion rate, the stray inductance in the loop formed by T , , the base and emitter of T,, D, and T, must be low. A high reverse base current transfer rate significantly reduces the saturation delay time. The special biasing network across the drain to source of the emitter MOSFET T, lifts the emitter potential to 45 V. With 40 nH stray inductance, the emitter current is forced into the base at over 1125 Alps. During the turnoff process there must be no forward base current if failure of bipolar transistor T, is to be prevented. Practically, reverse emitter current should flow to swamp any parasitic base current oscillations during the transfer of the emitter current.
To meet this requirement three circuit aids have proved desirable:
(i) While the collector current continues to flow, the current transformer action of C T , must be preserved. At turnoff the base current from the current transformer is diverted into the emitter-drain connection of the emitter (ii) At low collector current levels and at the end of turnoff a small current transformer CT, maintains a reverse emitter current in case the emitter junction has not fully recovered. During turnoff, very high di/dt values, in association with stray inductance, lead to large voltage transients. Therefore a current transformer was used to maintain a steady reverse current pulse of 5 A for 1.5 ps during any voltage transitions.
(iii) During the off period the RC snubber formed by R, and C,, and the MOSFET T, output capacitance, provides a steady state reverse leakage current to maintain a reverse biased emitter junction.
Stage 2, collector voltage rise:
When the saturation charge in the collector n-region has been removed, the collector voltage rises as shown in Fig. 6 . Since the emitter has already cut off, the collector voltage rises, ultimately, at over 5000 V/ps without second breakdown. The collector current is yet to fall. The voltage rise time is significantly increased if turnoff is initiated from a deep saturation state. Because of the very large excess minority base charge, the SCL penetration is slowed for a given collector current. The final portion of the voltage rise is linear and is dominated by the charging of the transistor collector junction depletion capacitance.
Stage 3, current fall:
Once the collector voltage exceeds the rail voltage, the collector current, and hence the reverse base current, falls at over 3000 A/ps. Induc-146 tance produces package base-terminal voltage transients of up to 40 V and down to -60 V for short intervals. The collector junction of the transistor T, behaves like a diode with a hard recovery characteristic. Once sufficient charge has been removed through the base circuit, the collector junction rapidly recovers and snaps off. Current flowing in the 40 nH of stray inductance Lb of the base clamp circuit continues to flow, adopting a release path through the parasitic diode of the cascode MOSFET T, and the emitter junction of T,, which avalanches. The stored energy +Lbli is dissipated in the emitter junction as shown in Fig. 6 . Stray inductance must be low to prevent excessive emitter junction loss. Release of this stored energy ensures the emitter is reverse biased.
Emitter switch performance
Typical switching waveforms are shown in Fig. 9 . Fig. 9a shows the three stages of the base turnon current and the resultant collector waveforms are shown in Fig. 9b . Turnon loss is minimal due to the action of the saturable reactor LS,, which delays the current rise until the collector voltage has fallen. Collector desaturation to 30 V is produced at diode recovery. Turnoff waveforms are shown in Fig. 9c . Current measurement in the collector was not possible because of the inductance effects introduced by the current probe. An indirect measurement approach is used involving monitoring the base current, at the base terminal. Fig. 9c shows that the collector current transfers to the base at just over 1000 Alps. A high transfer rate is essential in order to minimise the saturation delay time.
Also of importance for minimal saturation delay time and voltage rise time is the on-state collector to emitter voltage, as shown in Figs. 9d and e 
. The collector voltage rise time t,, increases with decreased u , , ( ,~~) .
It is important to use crossover time rather than the more commonly specified current fall time in assessing switch performance. An antisaturation circuit reduces the time of the initial parabolic voltage rise. The risetime to 50% of the rail voltage takes between 70 to 80% of the total rise time. The final part of the high duldt voltage rise is linear as the collector current charges the collector junction depletion capacitance.
All turn off characteristics are dependent on the onstate collector to emitter voltage, which is adjusted by the number of series base diodes, D, and D,, in Fig. 8 . Three transistors of similar voltage rating, but different current ratings are characterised at turnoff, with K = 2, in Fig. 11 . The three devices are characterised in Table 1 of Appendix 15.
At turnoff a short duration voltage overshoot occurs due to unchanged collector inductance, as shown in Fig. 9c . This high voltage is coincident with the fall in collector current. This voltage was constrained to be greater than the V,,, rating, but for safety less than the V,,, limit, at maximum current. The smaller area lower current devices produce a larger overshoot. Variation of the supply voltage, between 500 V and 700 V, did not result in any significant change in turnoff parameter values. The voltage rise time increases slightly with increased supply voltage.
The DT47-1050 was tested to 140A. The saturation delay was decreased to less than 800ns from the rated 3.5 ps, while the current fall was decreased to under 40 ns from the rated 1 ps.
The DTlOG900 was extensively tested. The saturation delay was deceased from the rated 8 ps to under 750 ns and the current fall time was reduced from the rated 1 ps to less than 100 ns at higher currents, up to 260 A. The DT500-1000 was tested to 720 V DC and 320 A.
This being the equipment limit. The storage time was maintained below 700ns and very short voltage rise times are produced as shown in Fig. 1 lb. 
GTO thyristor cathode switch
At turnoff the GTO suffers from a long storage time and current fall time as well as a prolonged current tail. Nonetheless, it has advantages over the sistor. The gate on drive requirements simple and power handling capability package is increased, with voltage ratings up to 9000 V available. Fig. 12 shows the circuit diagram for a GTO thyristor cathode switch. No conventional RCD turnoff snubber is used across the GTO. Much of the circuitry is as for the emitter switched transistor, with the main simplifications being made to the turnon circuits and associated control logic.
No antisaturation shunt regulator is used. The current transformer is retained, not to provide gate current in the on state, but rather to provide reverse cathode current at turnoff. The anode circuit does not incorporate a saturable reactor as used with the emitter switch.
Turnon
Once T, has been turned on and T, turned off, switch turnon is started with a current pulse, via switch Tal, of 30 A for 6 ps, followed by a constant gate current of 2 A. 
The linear inductor
Typical anode turnoffwaoeforms for two GTO thyristors
Additional reverse cathode current, 5 A for 4 ps, is provided by the current transformer CT, . This current is used to cut off the cathode at low anode currents and after long on times. Under such conditions the current transformer CT, magnetising current may represent the full anode current. Hence no secondary current in CT,,, is produced to aid cutoff of the cathode. After saturation delay, the anode voltage rises beyond the rail voltage where it is controlled by the voltage clamp V C z . Relatively low di/dts occur at turnoff, hence transient voltages due to stray inductance are lower than with the emitter switch.
The turnoff waveforms differ from those of the emitter switch, only in as far as an anode current tail occurs with the GTO thyristor.
Cathode switch performance
Two GTO thyristors were tested in the cathode switch configuration. Electrical characteristics are summarised in Table 2 Turno~characteristicsfor two GTO thyristors
The devices were tested at DC voltages between 500 V and 700V and at currents from 30A to 320A, at a 16 kHz switching rate and a 50% on-state duty cycle. Fig. 13 shows the switching waveforms at 720 V DC and 300 A. The reverse gate current I,, conducts the full anode current which comprises the current fall time and the current tail. The tail current occurs on the cathode switch for around 15 p s for the high voltage device, which has anode shorts. The tail current decays exponentially with a time constant z of about 2.5 ps. A 6 ps tail current occurs with the low-voltage device, which does not have anode shorts.
It is seen in Fig. 13 that a snubberless anode voltage rate of rise in excess of 4000 V/ps is safely experienced. The device critical dvldt rated limit with a conventional gate drive is 500 VIPs. Fig. 14a and b show various turnoff switching times. The saturation delay t,, at turnoff is significantly reduced, to less than 600 ns at 320 A. The voltage rise time t,, decreases with increased anode current as the depletion layer capacitances are quickly charged. The cathode switch improves switchoff characteristics, but the initial magnitude of the tail current is increased. Figs. 14c  and 14d show that the initial magnitude of the current tail I , is proportional to both turnoff anode current and DC rail voltage [lo, 12, 171.
Current tail
At turnoff the GTO tail current dominates power losses at higher frequencies and restricts the minimum off time.
In very high voltage (> 3000 V) GTO applications, tail loss may restrict the operating frequency to less than a few hundred Hertz. The gate and cathode at turnoff do not significantly affect the turnoff tail characteristics, since these terminals do not influence the wide, low concentration n-base region of the GTO. This high resistivity region is essential to produce a high voltage device and results in hole minority carrier lifetimes in excess of 100ps. The n-base region affects both turnon and turnoff characteristics.
At turnon during a high dildt the wide n-base makes the GTO look like an npn transistor. At specified initial dildt, during freewheel diode reverse recovery, the GTO anode voltage rises, having fallen to near zero, in spite of a large initial gate current pulse. The inherent regenerative mechanisms of the thyristor respond too slowly because of the long carrier transit time associated with the n-base. For this reason a very high initial gate current pulse is used in an attempt to swamp dildt effects.
The turnoff current tail, with-initial value I , is due to the n-base excess hole charge Qo = IrzF which remains after all the p-base charge is consumed. By the method of charge control parameters [ 161 the charge decays according to Qh(t) = I , zF (9) where zF, the base forward transit time, is given by . , The hole charge o0 should be minimised to reduce the tail current. This can be done in two ways. First by using the GTO near its voltage rating and secondly by using a GTO with an n-type anode junction buffer in the n-base.
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Cascode switch control aspects
9.1
Two fault detection and protection circuits are used. The first detects a freewheel diode or short circuit load fault, and the second circuit detects an overcurrent or base drive fault condition.
(i) At turnon the collector voltage fall is detected by the circuit in Fig. 7a and the current is controlled by L , and L , at 200Alpus. For the freewheel diode D,,, maximum recovery current occurs within 1.8 ps. The circuit in Fig. 7b is used to detect the instant of freewheel diode peak recovery current. If recovery is not detected within 1.8 p s ( I , = 360 A), and vce(sat) is greater than 8 V, as detected by the circuit in Fig. 7a , either an overcurrent or diode failure is assumed. The base drive is latched off and a fault indicated.
(ii) During the switch on state, after the turnon transient, the collector voltage level is monitored by the circuit shown in Fig. 7a . After detection of the peak of the reverse recovery current by the circuit in Fig. 7b , the collector voltage is given a specified time (1 ps) to fall below 8 V. If the collector voltage does not fall to this level, or having done so subsequently exceeds 8 V, an overcurrent fault or base drive failure is assumed and the base drive is latched off and a fault indicated. Since the transistor is already in the quasisaturation region near the linear region, rapid turnoff occurs without saturation delay. The collector inductance, 3 pH, constrains the overcurrent within the FBSOA. Base drive failure is detected, when the collector voltage does not fall to less than 8 V within 0.5 ps, at turnon.
Fault protection for the emitter switch
Load power factor considerations
Transistor turnon in three stages is applicable to loads that always absorb power. In a bridge configuration, with a reactive AC load, during a portion of an AC cycle, energy is returned to the supply. At such times, the freewheel diode in parallel with the switch to be turned on is conducting. The switch supports a slight negative voltage, a condition that can be detected by the circuit in Fig. 7a . Given that a diode fault condition has not been previously detected by the complementary switch, a modified 3 stage turnon sequence is initiated when the collector voltage rises above 8 V, as detected by the circuit in Fig. 7a . The base boost winding need not be activated as no diode recovery occurs. Diode recovery detection is not a prerequisite for turnon. Minimal current crossover distortion occurs and reverse transistor current through the collector junction, instead of the freewheel diode D,, , is avoided.
In the case of the GTO, the normal turnon sequence is started once the circuit in Fig. 7a has detected the anode voltage reaching 8 V.
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The main components shown in Fig. 1 were held in a compact, water cooled, clamp arrangement, as shown in Fig. 15 . Disc package GTOs and bipolar transistors were tested in a clamp, so devices were easily interchanged. Test rig and measurement apparatus clamp aluminium bar, which was water-cooled. A copper busbar was used for the zero voltage rail. The shunt components, MOSFETs T, (2 x T03P) and Chromium Schottky diodes D, (2 x T03P) were connected without isolation to a second copper, 2 cm wide busbar. Minimal heatsinking is required for the shunt components because of their low on state duty cycle, being used only during the storage time and current fall time. The shunt circuit exploits the high pulse capabilities of the MOSFET and Schottky diode. The disc package freewheel diode was clamped so as to share the same two isolated studs as used in the clamp for the bipolar power switch. All four clamp bars are isolated from the two studs and clamp at each end. Minimal heatsinking was necessary because each of the four isolated island bars were water cooled. This efficient cooling method facilitated a compact arrangement which affords minimum stray inductance.
Current measurements were performed with a Tektronix AC current probe P6021, which has an upper cutoff frequency of 54MHz and can measure 320A before probe distortion. The probe was used in the base, or gate, lead where its 500 A p s rating was not exceeded.
Voltage measurements were made with P6009, X100, 120MHz probes and all voltage and current measurements were recorded by digital oscilloscope HP-5411 lD, which performs simultaneous sampling on two channels at 1 GHz.
RFI filters and isolation transformers with low interwinding capacitance were used on all-power supplies and the pulse generator. The gate/base drive and control circuitry was shielded with steel sheeting, with signals transmitted via feed through capacitors, twisted pairs and shielded cable as appropriate. The 6000V double gate GTO, with access to both the p-base and n-base was developed by Toshiba to reduce turnoff loss in high voltage GTOs [18] . An anode n-base n-buffer is used to attain a high voltage rating and to minimise the n-base lateral resistance. The device is suitable for use with a cascode switch in the anode as well as in the cathode as shown in Fig. 16 .
Saturation delay with turnoff that uses only the n-base gate takes over 50 ps. As a consequence, accurate timing of turnoff via the p-base gate, in association with n-base The double gate GTO cascode switch as shown in Fig. 16 would behave like a p n diode during recovery, just as with the emitter switched bipolar junction transistor at turnoff. The use of a cascode anode switch configuration would reduce the saturation delay by over an order of magnitude, from over 50 p s to less than 5 ps, because of a unity turnoff gain. Any p-base gate on drive current is removed during the saturation delay period. The subsequent rise in anode voltage, detected by the circuit in Fig. 7a , turns on the cathode switch. The remaining small p-base charge is removed rapidly as the cathode cuts off, without producing a current tail. Adaptive well synchronised turnoff of both gates may be achieved, minimising turnoff loss, independently of anode current magnitude and junction temperature.
Conventional p-base gate GTO thyristor
The anode shorted, defocussing structure of the conventional GTO is not optimal for either the single gate or the double gate cascode switch. Fig. 17a shows the conventional anode shorted structure during cathode switch turnoff. Since all the anode current is diverted to and extracted from the gate, the current filament is pulled undesirably to the p n -p regions as shown. This action promotes anode injection. Interchange of the anode side p and n regions, as with the double gate GTO and as shown in Fig. 17b has two consequences: (i) In the on state a true vertical pnpn thyristor section is in conduction, thereby minimising the on state voltage.
(ii) At turnoff, when the anode current is diverted to the two gates, the current filament is pulled towards a p-n region between the two gates as shown in Fig. 17b . Turnoff is similar to that of the emitter switched bipolar transistor, and occurs without any current focusing at either the cathode or anode junctions.
Conclusions
Design and performance aspects for the emitter switched bipolar transistor and the cathode switched GTO thyristor, have been presented. The cascode switch principle allows high power semiconductor switches to be used close to their maximum 1/11 rating at high frequencies and without the need for conventional RCD turnoff snubbers. Inductive turnon snubbing is essential at high frequencies because of freewheel diode recovery effects on the switching device.
The bipolar transistor emitter switch has been operated at over 230 kVA on a 720 V DC rail at a modulation frequency in excess of 50 kHz. The transistor is operated at its V,,, voltage rating. Switch minimum on and off times are circuit restricted rather than semiconductor device limited. Minimum off times of less than 3 p s are possible by using a dual voltage clamp to reset the magnetic components. Minimal transistor turnoff time is achieved by using a three stage optimal adaptive base current control technique that prevents excess base charge arising under all collector voltage and current conditions.
The snubberless cathode switch has been operated at 720 V DC, 320 A without any indication that these limits, particularly the voltage, cannot be significantly extended.
At a 16 kHz operating frequency, the duty cycle is severely restricted by the GTO minimum on-time specification of 20 ps. The GTO thyristor minimum off time has been significantly reduced by the large reduction in the saturation delay time component. The tail current time component of the thyristor minimum off time is unaffected. At a switching frequency of 16 kHz the duty cycle variation is limited to 20%, from 32% to 52% on-time duties. At this frequency 85% of losses are contributed by the tail current. The reduced saturation delay time enhances GTO thyristor fault protection capabilities, decreasing the amount of anode circuit inductance required.
For each cascode switch type, a reduced current fall time, improved dvldt rating and a reduced saturation delay are traded for increased circuit complexity and on state loss.
The cascode configuration can be utilised on static induction (field controlled) devices, where turnoff current gains are low at higher currents.
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